synth/dsp/makefile

56 lines
1.2 KiB
Makefile
Raw Normal View History

all: sim rom
sim: dsp_test.ghw
rom: boot_rom.gen.vhdl
2021-03-15 01:08:53 +00:00
bin: ../lab/dsp/au_base_project.runs/impl_1/au_top.bin
CC = ../bin/cc
LD = ../bin/ld
CFLAGS = -I../wave -I../uart
2021-04-18 06:13:20 +00:00
offset = $(shell printf "%d" 0x1100)
2021-04-24 15:57:55 +00:00
test_boot_rom.gen.vhdl: main.o ../uart/uart.o
2021-04-18 06:13:20 +00:00
boot_rom.gen.vhdl: bootloader.o ../uart/uart.o
hello.bin: hello.o ../uart/uart.o
synth.bin: main.o ../uart/uart.o
2021-04-24 15:57:55 +00:00
sim_sources = dsp_test.vhdl test_boot_rom.gen.vhdl
sources = dsp.vhdl ram.vhdl \
2021-03-14 19:14:55 +00:00
../cpu/cpu.vhdl ../cpu/reg.vhdl ../cpu/alu.vhdl \
$(wildcard ../wave/*.vhdl) \
$(wildcard ../sysbus/*.vhdl) \
../uart/uart.vhdl
2021-03-15 01:08:53 +00:00
../lab/dsp/au_base_project.runs/impl_1/au_top.bin: ../lab/dsp/au_base_project.runs/synth_1/au_top.dcp
../lab/dsp/au_base_project.runs/impl_1/runme.sh
2021-04-24 15:57:55 +00:00
../lab/dsp/au_base_project.runs/synth_1/au_top.dcp: $(sources) boot_rom.gen.vhdl
2021-03-15 01:08:53 +00:00
../lab/dsp/au_base_project.runs/synth_1/runme.sh
2021-04-18 06:13:20 +00:00
%.bin:
$(LD) -o $@ --offset $(offset) $^
%.gen.vhdl:
$(LD) -o $@ --vhdl $*.vhdl.in $^
%.ghw: work-obj93.cf
ghdl -r $* --wave=$@ --assert-level=error
work-obj93.cf: $(sim_sources) $(sources)
ghdl -a $^
2021-03-15 01:08:53 +00:00
PHONY: bin sim rom clean
clean:
2021-04-18 06:13:20 +00:00
rm -rf *.o *.gen.vhdl *.ghw work-obj93.cf *.bin
.DELETE_ON_ERROR:
.PRECIOUS: %.ghw