Paul Mathieu 54c69dd962 dsp: add missing alu.vhdl in makefile

2021-03-14 12:14:55 -07:00

base @ e27480fa5d

Add base submodule

2021-02-17 13:23:18 -08:00

cpu

cpu: make BEQ and BNEQ only PC-relative

2021-03-14 12:14:29 -07:00

dsp

dsp: add missing alu.vhdl in makefile

2021-03-14 12:14:55 -07:00

first

hello: simplify interconnect

2021-03-12 14:18:37 -08:00

sysbus

Small fixes for synthesis

2021-03-13 21:02:54 -08:00

tools

cpu: make BEQ and BNEQ only PC-relative

2021-03-14 12:14:29 -07:00

uart

uart: upgrade C api

2021-03-13 15:49:28 -08:00

wave

wave: add header

2021-03-13 15:47:24 -08:00

.gitignore

gitignore: a few more things

2021-03-06 19:12:08 -08:00

.gitmodules

Add base submodule

2021-02-17 13:23:18 -08:00

Description

No description provided

2 MiB

Languages

C 69.7%

C++ 15.5%

VHDL 7.5%

Python 5.2%

Tcl 1%

Other 0.9%