This website requires JavaScript.
Explore
Help
Sign In
pol
/
synth
Watch
1
Star
0
Fork
0
You've already forked synth
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
Files
194659c4b99ca5889d688dd0c8757cd8f42352e3
synth
/
cpu
History
Paul Mathieu
36bc1417b6
cpu: more instruction pipelining
...
This is needed to make WNS room for fetching instructions from SRAM.
2021-04-17 23:02:58 -07:00
..
alu.vhdl
Exctract cpu into its own module
2021-03-06 16:37:42 -08:00
cpu_test.vhdl
cpu: wait when mem_busy is high
2021-03-06 19:11:11 -08:00
cpu.vhdl
cpu: more instruction pipelining
2021-04-17 23:02:58 -07:00
makefile
Exctract cpu into its own module
2021-03-06 16:37:42 -08:00
reg.vhdl
Exctract cpu into its own module
2021-03-06 16:37:42 -08:00