pol/synth
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

dsp: refactor test

Browse Source
This commit is contained in:
Paul Mathieu
2021-04-24 08:57:55 -07:00
parent 71212cde2d
commit 67634ca178
3 changed files with 32 additions and 39 deletions
Download Patch File Download Diff File Expand all files Collapse all files

7
dsp/makefile
View File

@@ -10,14 +10,15 @@ CFLAGS = -I../wave -I../uart
offset = $(shell printf "%d" 0x1100)
test_boot_rom.gen.vhdl: main.o ../uart/uart.o
boot_rom.gen.vhdl: bootloader.o ../uart/uart.o
hello.bin: hello.o ../uart/uart.o
synth.bin: main.o ../uart/uart.o
sim_sources = dsp_test.vhdl
sources = boot_rom.gen.vhdl dsp.vhdl ram.vhdl \
sim_sources = dsp_test.vhdl test_boot_rom.gen.vhdl
sources = dsp.vhdl ram.vhdl \
../cpu/cpu.vhdl ../cpu/reg.vhdl ../cpu/alu.vhdl \
$(wildcard ../wave/*.vhdl) \
$(wildcard ../sysbus/*.vhdl) \
@@ -26,7 +27,7 @@ sources = boot_rom.gen.vhdl dsp.vhdl ram.vhdl \
../lab/dsp/au_base_project.runs/impl_1/au_top.bin: ../lab/dsp/au_base_project.runs/synth_1/au_top.dcp
../lab/dsp/au_base_project.runs/impl_1/runme.sh
../lab/dsp/au_base_project.runs/synth_1/au_top.dcp: $(sources)
../lab/dsp/au_base_project.runs/synth_1/au_top.dcp: $(sources) boot_rom.gen.vhdl
../lab/dsp/au_base_project.runs/synth_1/runme.sh